|
The following graphic is a click able image map that outlines the major steps of a typical VLSI design flow. You can branch out to more detailed partial flow diagrams for Top-Down, Bottom-Up and Fabrication/Test flows by clicking on the corresponding portion of this diagram. |
||
|
|
||
![]() |
||